

and the fact that the first two are not in the same class as the third, it is not clear that the first two are in the same class as the third.




FIG. 2




FIG. 3




FIG. 5






FIG. 7




FIG. 8




FIG. 9 (a)




FIG. 9 (b)




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15





FIG. 16



The timing diagram illustrates the relationship between various signals during a frame period. Key features include:

- 1 LINE PERIOD** and **1 FRAME PERIOD** scale bars at the top.
- (1) SHIFT REGISTER**: A digital signal that transitions from high to low at the start of each line period.
- (2) MEMORY OUTSIDE PIXEL**: A digital signal that transitions from high to low at the start of each line period.
- (3) M1, (4) M2, (5) M3**: Digital signals representing memory access.
- (6) CAPACITOR**: A digital signal that transitions from high to low at the start of each line period.
- (7) C1, (8) C2, (9) C3, (10) C4, (11) C5, (12) C6, (13) C7**: Digital signals representing capacitor access.
- (14) G1, (15) G1bit1, (16) G1bit2, (17) G1RW**: Digital signals representing gate access.
- (18) D1-D17**: Digital signals representing data access.
- (19) C1, (20) C1bit1, (21) C1bit2, (22) C1C**: Digital signals representing capacitor access.

FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35

